

March 1993 Revised July 2003

## **74ACTQ32**

# **Quiet Series Quad 2-Input OR Gate**

#### **General Description**

The ACTQ320 contains four, 2-input OR gates and utilizes Fairchild Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior ACMOS performance.

#### **Features**


- I<sub>CC</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Minimum 4 kV ESD protection
- TTL-compatible inputs
- Outputs source/sink 24 mA

## **Ordering Code:**


Order Number	Package Number	Package Description			
74ACTQ32SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
74ACTQ32SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74ACTQ32PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### **Logic Symbol**



## **Connection Diagram**



## **Pin Descriptions**

Pin Names	Descriptions			
A <sub>n</sub> , B <sub>n</sub>	Inputs			
Ō <sub>n</sub>	Outputs			

FACT™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.

## **Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V_{\text{I}})} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} = -0.5V$  -20 mA  $V_{O} = V_{CC} + 0.5V$  +20 mA

DC Output Voltage (V<sub>O</sub>)  $-0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V}$ 

DC Output Source or Sink Current ( $I_O$ )  $\pm$  50 mA

DC V<sub>CC</sub> or Ground Current

Junction Temperature (T<sub>J</sub>) PDIP

 $\begin{array}{lll} & \text{per Output Pin (I}_{\text{CC}} \text{ or I}_{\text{GND}}) & \pm 50 \text{ mA} \\ & \text{Storage Temperature (T}_{\text{STG}}) & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ & \text{DC Latch-Up Source or Sink Current} & \pm 300 \text{ mA} \\ \end{array}$ 

# Recommended Operating Conditions

Minimum Input Edge Rate  $(\Delta V/\Delta t)$ 

V<sub>IN</sub> from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside of databook specifications.

## **DC Electrical Characteristics**

Symbol	Parameter	$v_{cc}$	$T_A = +25^{\circ}C$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Cymbol		(V)	Typ Guaranteed Limits				Oilles	Conditions
V <sub>IH</sub>	Minimum HIGH Level		1.5	2.0	2.0	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	2.0	ľ	or V <sub>CC</sub> – 0.1V
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	0.8	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	0.8	V	or V <sub>CC</sub> – 0.1V
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	4.4	V	I <sub>OUT</sub> = -50 μA
	Output Voltage	5.5	5.49	5.4	5.4	5.4	V	100Τ = -30 μΑ
								$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5		3.86	3.70	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.70	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	0.1	V	I <sub>OUT</sub> = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	0.1	V	1 <sub>OUT</sub> = 50 μA
								$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5		0.36	0.50	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.50	0.44		I <sub>OL</sub> = 24 mA (Note 2)
I <sub>IN</sub>	Maximum Input	5.5		± 0.1	±1.0	± 1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND
	Leakage Current							
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.6	1.5	mA	$V_I = V_{CC} - 2.1V$
I <sub>OLD</sub>	Minimum Dynamic	5.5			50	75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-50	<b>−75</b>	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		2.0	40.0	20.0	μА	$V_{IN} = V_{CC}$ or GND
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5			V	Figures 1, 2 (Note 4)(Note 5)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2			٧	Figures 1, 2 (Note 4)(Note 5)
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	1.9	2.2			٧	(Note 4)(Note 6)
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8			V	(Note 4)(Note 6)

140°C

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: DIP Package.

 $\textbf{Note 5:} \ \text{Max number of outputs defined as (n). Data inputs are 0V to 3V. One output @ GND.}$ 

Note 6: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1 MHZ.

# **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = +25$ °C $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$		Units
		(Note 7)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay Data to Output	5.0	2.5	6.0	6.5	2.5	7.0	ns
t <sub>PHL</sub>	Propagation Delay Data to Output	5.0	2.0	6.0	6.5	2.5	7.0	ns
t <sub>OSHL</sub>	Output to Output Skew (Note 8)	5.0		0.5	1.0		1.0	ns

Note 7: Voltage Range 5.0 is  $5.0V \pm 0.5V$ .

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

## **Capacitance**

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	68	pF	V <sub>CC</sub> = 5.0V

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


#### Equipment

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.



 $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Input pulses have the following characteristics: f = 1 MHz,  $t_r$  = 3 ns,  $t_f$  = 3 ns, skew < 150 ps.

#### FIGURE 1. Quiet Output Noise Voltage Waveforms

 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACTQ devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.

#### V<sub>OLP</sub>/V<sub>OLV</sub> and V<sub>OHP</sub>/V<sub>OHV</sub>:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

#### V<sub>ILD</sub> and V<sub>IHD</sub>:

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







FIGURE 2. Simultaneous Switching Test Circuit

# 





14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A



 $\frac{0.008 - 0.016}{(0.203 - 0.406)}$  TYP

N144 (REV.E)

0.280

(7.112) MIN

 $0.325 + 0.040 \\ -0.015 \\ \hline (8.255 + 1.016) \\ -0.381)$ 

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 14 13 12 11 10 9 8 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

 $\frac{0.050\pm0.010}{(1.270-0.254)}$  TYP

 $0.075 \pm 0.015$ 

(1.905 ± 0.381)

 $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ 

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

0.020

0.014 - 0.023

(0.356 - 0.584)

0.125 - 0.150

 $\overline{(3.175 - 3.810)}$ 

TYP

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com